Web Analytics
Part Datasheet Search > Shift Registers > CD4094 Datasheet PDF
Images are for reference

CD4094 Datasheet PDF

Part Series:
CD4094 Series
Category:
Shift Registers
Description:
Shift Register, CD4094, Serial to Parallel, 1Element, 8Bit, DIP, 16Pins
Updated Time: 2023/01/13 01:30:22 (UTC + 8)

CD4094 Datasheet PDF Shift Registers

14 Pages
TI
Shift Register/Latch Single 8Bit Serial to Serial/Parallel 16Pin TSSOP Tube
14 Pages
TI
Shift Register/Latch Single 8Bit Serial to Serial/Parallel 16Pin CDIP Tube
14 Pages
TI
Shift Register/Latch Single 8Bit Serial to Serial/Parallel 16Pin CDIP Tube
14 Pages
TI
Shift Register/Latch Single 8Bit Serial to Serial/Parallel 16Pin PDIP Tube
14 Pages
TI
Shift Register/Latch Single 8Bit Serial to Serial/Parallel 16Pin TSSOP Tube
14 Pages
TI
Shift Register/Latch Single 8Bit Serial to Serial/Parallel 16Pin TSSOP T/R
14 Pages
TI
Shift Register/Latch Single 8Bit Serial to Serial/Parallel 16Pin SOP T/R
14 Pages
TI
Shift Register/Latch Single 8Bit Serial to Serial/Parallel 16Pin TSSOP Tube
14 Pages
TI
Shift Register/Latch Single 8Bit Serial to Serial/Parallel 16Pin TSSOP T/R
14 Pages
TI
IC SHIFT/STORE BUS REGSTR 16SO
7 Pages
Fairchild
Shift Register/Latch Single 8Bit Serial to Serial/Parallel 16Pin PDIP Rail

CD4094BE Specifications

TYPE
DESCRIPTION
Mounting Style
Through Hole
Frequency
6 MHz
Number of Pins
16 Pin
Supply Voltage (DC)
15.0 V, 18.0 V (max)
Case/Package
PDIP-16
show more

CD4094BE Function Overview

The CD4094BE is a CMOS 8-stage Shift-and-Store Bus Register having a storage latch associated with each stage for strobing data from the serial input to parallel buffered 3-state outputs. The parallel outputs may be connected directly to common bus lines. Data is shifted on positive clock transitions. The data in each shift register stage is transferred to the storage register when the strobe input is high. Data in the storage register appears at the outputs whenever the output-enable signal is high. Data is available at the QS serial output terminal on positive clock edges to allow for high-speed operation in cascaded systems in which the clock rise time is fast. The same serial information, available at the Q"S terminal on the next negative clock edge, provides a means for cascading CD4094BE devices when the clock rise time is slow.
3-state parallel outputs for connection to common bus
Separate serial outputs synchronous to both positive and negative clock edges for cascading
Medium speed operation (5MHz at 10V)
Standardized, symmetrical output characteristics
100% Tested for quiescent current at 20V
Maximum input current of 1µA at 18V
Green product
show more
Part Datasheet PDF Search
Loading...
72,405,303 Parts Datasheet PDF, Update more than 5,000 PDF files ervery day.

Relate Parts