Web Analytics
Part Datasheet Search > Logic ICs > CD4522 Datasheet PDF
Images are for reference

CD4522 Datasheet PDF

Part Series:
CD4522 Series
Category:
Logic ICs
Description:
TEXAS INSTRUMENTS CD4522BE BCD Counter, 4MHz, 3V to 18V, DIP-16
Updated Time: 2023/01/13 03:16:15 (UTC + 8)

CD4522 Datasheet PDF Logic ICs

31 Pages
TI
Counter/Divider Single 4Bit Decade Down 16Pin TSSOP T/R
31 Pages
TI
Counter/Divider Single 4Bit Decade Down 16Pin SOP T/R
31 Pages
TI
Counter/Divider Single 4Bit Decade Down 16Pin TSSOP T/R
28 Pages
TI
Counter/Divider Single 4Bit Decade Down 16Pin SOIC T/R
28 Pages
TI
Counter/Divider Single 4Bit Decade Down 16Pin SOIC T/R
27 Pages
TI
Counter/Divider Single 4Bit Decade Down 16Pin TSSOP Tube
16 Pages
TI
TEXAS INSTRUMENTS CD4522BE BCD Counter, 4MHz, 3V to 18V, DIP-16
16 Pages
TI
Counter/Divider Single 4Bit Decade Down 16Pin SOIC T/R
16 Pages
TI
Counter/Divider Single 4Bit Decade Down 16Pin SOP T/R
16 Pages
TI
CMOS Programmable BCD Divide-By-N Counter 16-SOIC -55 to 125
16 Pages
TI
CMOS Programmable BCD Divide-By-N Counter 16-SOIC -55 to 125
15 Pages
TI
Counter/Divider Single 4Bit Decade Down 16Pin SOIC Tube
15 Pages
TI
TEXAS INSTRUMENTS CD4522BEE4 BCD Divide-by-N Counter, 8MHz, 3V to 18V, DIP-16
15 Pages
Harris
Decade Counter, Synchronous, Down Direction, CMOS, PDIP16
15 Pages
TI
CMOS Programmable BCD Divide-By-N Counter 16-SOIC -55 to 125
15 Pages
TI
CMOS Programmable BCD Divide-By-N Counter 16-TSSOP -55 to 125

CD4522BE Specifications

TYPE
DESCRIPTION
Mounting Style
Through Hole
Number of Pins
16 Pin
Supply Voltage (DC)
15.0 V, 18.0 V (max)
Case/Package
PDIP-16
Number of Outputs
4 Output
show more

CD4522BE Function Overview

The CD4522BE is a CMOS programmable BCD Divide-By-N Counter has a decoded "0" state output for divide-by-N applications. In single stage operation the "0" output is tied to the Preset Enable input. The Cascade Feedback allows multiple stage divide-by-N operation without the need for external gating. A high on the Clock Inhibit disables the pulse-counting function. A high on the Master Reset asynchronously resets the divide-by-N operation. The output is presented in BCD format.
Internally synchronous for high internal and external speeds
Logic edge-clocked design
100% Tested for quiescent current at 20V
Standard symmetrical output characteristics
show more
Part Datasheet PDF Search
Loading...
72,405,303 Parts Datasheet PDF, Update more than 5,000 PDF files ervery day.

Relate Parts