Part Datasheet Search > Fujitsu > MB90F543GPF Datasheet PDF


$ 0
MB90F543GPF Datasheet PDF - Fujitsu
Manufacturer:
Fujitsu
Case Package:
QFP
Description:
16Bit Proprietary Microcontroller
Pictures:
3D Model
Symbol
Footprint
Pinout
Product Pictures
Documentation:
MB90F543GPF Datasheet PDF
AiEMA has not yet included the datasheet for MB90F543GPF
If necessary, please send a supplementary document request to the administrator

MB90F543GPF Datasheet PDF (67 Pages)
MB90F543GPF Specifications
MB90F543GPF Size & Package
MB90F543GPF Function Overview
●■ DESCRIPTION
●The MB90540/545 series with FULL-CAN
●1 and FLASH ROM is specially designed for automotive and industrial applications. Its main features are two on board CAN Interfaces (one for MB90V545 series) , which conform to V2.0 Part A and Part B, supporting very flexible message buffer scheme and so offering more functions than a normal full CAN approach. The instruction set by F2MC-16LX CPU core inherits an AT architecture of the F2MC
●2 family with additional instruction sets for high-level languages, extended addressing mode, enhanced multiplication/division instructions, and enhanced bit manipulation instructions.The micro controller has a 32-bit accumulator for processing long word data.The MB90540/545 series has peripheral resources of 8/10-bit A/D converters, UART (SCI) , extended I/O serial interfaces, 8/16-bit timer, I/O timer (input capture (ICU) , output compare (OCU)).
●■ FEATURES
●• Clock
● Embedded PLL clock multiplication circuit Operating clock (PLL clock) can be selected from : divided-by-2 of oscillation or one to four times the oscillation Minimum instruction execution time : 62.5 ns (operation at oscillation of 4 MHz, four times the oscillation clock) Subsystem Clock : 32 kHz
●• Instruction set to optimize controller applications
● Rich data types (bit, byte, word, long word)
● Rich addressing mode (23 types)
● Enhanced signed multiplication/division instruction and RETI instruction functions
● Enhanced precision calculation realized by the 32-bit accumulator
●• Instruction set designed for high level language (C language) and multi-task operations
● Adoption of system stack pointer
● Enhanced pointer indirect instructions
● Barrel shift instructions
●• Program patch function (for two address pointers)
●• Enhanced execution speed : 4-byte Instruction queue
●• Enhanced interrupt function : 8 levels, 34 factors
●• Automatic data transmission function independent of CPU operation
● Extended intelligent I/O service function (EI2OS)
●• Embedded ROM size and types
● Mask ROM : 256 Kbytes / 64 Kbytes / 128 Kbytes
● Flash ROM : 128 Kbytes/256 Kbytes
● Embedded RAM size : 2 Kbytes/4 Kbytes/6 Kbytes/8 Kbytes (evaluation chip)
●• Flash ROM
● Supports automatic programming, Embedded Algorithm TM
● Write/Erase/Erase-Suspend/Resume commands
● A flag indicating completion of the algorithm
● Hard-wired reset vector available in order to point to a fixed boot sector in Flash Memory
● Erase can be performed on each block
● Block protection with external programming voltage
●• Low-power consumption (stand-by) mode
● Sleep mode (mode in which CPU operating clock is stopped)
● Stop mode (mode in which oscillation is stopped)
● CPU intermittent operation mode
● Clock mode
● Hardware stand-by mode
●• Process
● 0.5 µm CMOS technology
●• I/O port
● General-purpose I/O ports : 81 ports
●• Timer
● Watchdog timer : 1 channel
● 8/16-bit PPG timer : 8/16-bit × 4 channels
● 16-bit re-load timer : 2 channels
●• 16-bit I/O timer
● 16-bit free-run timer : 1 channel
● Input capture : 8 channels
● Output compare : 4 channels
●• Extended I/O serial interface : 1 channel
●• UART 0
● With full-duplex double buffer (8-bit length)
● Clock asynchronized or clock synchronized (with start/stop bit) transmission can be selectively used.
●• UART 1
● With full-duplex double buffer (8-bit length)
● Clock asynchronized or clock synchronized serial (extended I/O serial) can be used.
●• External interrupt circuit (8 channels)
● A module for starting an extended intelligent I/O service (EI2OS) and generating an external interrupt which is triggered by an external input.
●• Delayed interrupt generation module
● Generates an interrupt request for switching tasks.
●• 8/10-bit A/D converter (8 channels)
● 8/10-bit resolution can be selectively used.
● Starting by an external trigger input.
● Conversion time : 26.3 µs
●• FULL-CAN interfaces
● MB90540 series : 2 channel
● MB90545 series : 1 channel
● Conforming to Version 2.0 Part A and Part B
● Flexible message buffering (mailbox and FIFO buffering can be mixed)
●• External bus interface : Maximum address space 16 Mbytes
●• Package: QFP-100, LQFP-100
show more
MB90F543GPF Documents
MB90F543 Documents
Cypress Semiconductor
16Bit Microcontrollers - MCU STANDARD MICOM FLASH MICOM
Cypress Semiconductor
16Bit Microcontrollers - MCU STANDARD MICOM FLASH MICOM
Part Datasheet PDF Search
Example: STM32F103
Loading...
72,405,303 Parts Datasheet PDF, Update more than 5,000 PDF files ervery day.
Relate Parts
Popular Parts
New Parts
BOM Matching ToolUpload BOM File
Matching parts
Alternative parts
Warning risks
Computing costs
File format: *.xlsx, *.xls, *.csv
Online 3D Gerber ViewerUpload Gerber File
Modeling in 15s
Preview PCB
40 types of layers
Preflight Risk
Support standard RS-274X file, accept zip rar or 7z