NB3L14SMNTXG Datasheet PDF - ON Semiconductor

●The NB3L14S is a differential 1:4 LVDS Clock fanout buffer. The differential inputs incorporate internal 50 ohms termination resistors that are accessed through the VT pin. The NB3L14S LVDS signals will be buffered and replicated to identical LVDS copies of the Input operating up to 300 MHz. As such, the NB3L14S is ideal for Clock distribution applications that require low skew.

●Features

●---

● |

● Maximum Clock Frequency 300 MHz

● Typical propagation delay 450 ps

● Typical Output Rise and Fall times 250 ps

● Low OutputtoOutput Skew; 20 ps

● Single Power Supply; VCC = 2.5 +/-5%