●The SN65LV1021 serializer and SN65LV1212 deserializer comprise a 10-bit serdes chipset designed to transmit and receive serial data over LVDS differential backplanes at equivalent parallel word rates from 10 MHz to 40 MHz. Including overhead, this translates into a serial data rate between 120-Mbps and 480-Mbps payload-encoded throughput.
●Upon power up, the chipset link can be initialized via a synchronization mode with internally generated SYNC patterns, or the deserializer can be allowed to synchronize to random data. By using the synchronization mode, the deserializer establishes lock within specified, shorter time parameters.
●The device can be entered into a power-down state when no data transfer is required. Alternatively, a mode is available to place the output pins in the high-impedance state without losing PLL lock.
●The SN65LV1021 and SN65LV1212 are characterized for operation over ambient air temperature of -40°C to 85°C.
● 100-Mbps to 400-Mbps Serial LVDS Data Payload Bandwidth at 10-MHz to 40-MHz System Clock
● Pin-Compatible Superset of NSM DS92LV1021/DS92LV1212
● Chipset (Serializer/Deserializer) Power Consumption <350 mW (Typ) at 40 MHz
● Synchronization Mode for Faster Lock
● Lock Indicator
● No External Components Required for PLL
● Low-Cost 28-Pin SSOP Package
● Industrial Temperature Qualified, TA = -40°C to 85°C
● Programmable Edge Trigger on Clock (Rising or Falling Edge)
● Flow-Through Pinout for Easy PCB Layout
