Part 3D Model

$ 0.608

SN74LS641-1N3 Datasheet PDF - TI

Manufacturer:

Category:

Logic Gates

Case Package:

PDIP

Description:

Bus XCVR Single 8CH Open Collector 20Pin PDIP

Pictures:

3D Model

Symbol

Footprint

Pinout

Product Pictures

Documentation:

SN74LS641-1N3 Datasheet (33 Pages)

Package Outline Dimension on16 Page 17 Page 18 Page 19 Page 20 Page

SN74LS641-1N3 Datasheet PDF (33 Pages)

View Datasheet

Click page to view the detail

SN74LS641-1N3 Specifications

TYPE

DESCRIPTION

Mounting Style

Through Hole

Number of Pins

20 Pin

Supply Voltage (DC)

4.75V ~ 5.25V

Case/Package

PDIP

Number of Outputs

8 Output

Number of Bits

8 Bit

Propagation Delay Max (tpd)

25.0 ns

Voltage Nodes

5.00 V

View Datasheet >

SN74LS641-1N3 Size & Package

TYPE

DESCRIPTION

Product Lifecycle Status

Obsolete

View Datasheet >

SN74LS641-1N3 Environmental

SN74LS641-1N3 Function Overview

SN74LS641-1N3 Documents

SN74LS641-1N3 Datasheet

33 Pages / 1.11 MByte

SN74LS6411 Documents

SN74LS641-1DW Datasheet PDF

Logic IC - Receiver, transceiver Texas Instruments SN74LS641-1DW SOIC 20

SN74LS641-1N Datasheet PDF

TEXAS INSTRUMENTS SN74LS641-1N Transceiver, 74LS641, 4.75V to 5.25V, DIP-20

SN74LS641-1DWR Datasheet PDF